CHIPSAlliance (@chipsalliance) 's Twitter Profile
CHIPSAlliance

@chipsalliance

CHIPS (Common Hardware for Interfaces, Processors and Systems) Alliance harnesses the energy of open source collaboration to accelerate hardware development.

ID: 1100917635334586368

calendar_today28-02-2019 00:36:33

386 Tweet

4,4K Followers

86 Following

Antmicro (@antmicro) 's Twitter Profile Photo

In space no one can hear your hardware beep. See how simulation in Renode framework lets you scalably develop & test complex, heterogeneous #ASIC & #FPGA-based systems that can last decades outside Earth's atmosphere w/o taking years to build: antmicro.com/blog/2024/02/d… RISC-V International #opensource

CHIPSAlliance (@chipsalliance) 's Twitter Profile Photo

Get more insight to verilation processes and ASTs with astsee, Antmicro's #opensource toolkit for pretty-printing, diffing, and exploring ASTs from a wide range of sources including #Verilator. Learn more: chipsalliance.org/news/analyze-v… #fpga #asic #json

CHIPSAlliance (@chipsalliance) 's Twitter Profile Photo

As #Rowhammer continues to be a serious threat for DRAM technologies, Antmicro released a SO-DIMM (LP)DDR5 testing platform with PCIe, adding to the #opensource FPGA-based testing suite developed for Google. Learn more: chipsalliance.org/news/versatile… AMD Embedded

CHIPSAlliance (@chipsalliance) 's Twitter Profile Photo

CHIPS Alliance is a mentor organization at this year's Google Summer of Code! Join our mission to push forward #opensource #hardware, #ASIC & #FPGA design. Check out our project ideas & apply by April 2: github.com/chipsalliance/… Google Open Source Antmicro RISC-V International f4pga OpenROAD

CHIPS Alliance is a mentor organization at this year's <a href="/Google/">Google</a> Summer of Code! Join our mission to push forward #opensource #hardware, #ASIC &amp; #FPGA design. Check out our project ideas &amp; apply by April 2: github.com/chipsalliance/… <a href="/GoogleOSS/">Google Open Source</a> <a href="/antmicro/">Antmicro</a> <a href="/risc_v/">RISC-V International</a> <a href="/f4pga/">f4pga</a> <a href="/OpenROAD_EDA/">OpenROAD</a>
CHIPSAlliance (@chipsalliance) 's Twitter Profile Photo

The interplay between hardware and software is a critical part of designing next-gen chips for e.g. AI and HPC. Join CHIPSAlliance, OpenPOWER Foundation and @RISC_V at this co-located #OSSummit event for industry insight on the current open source landscape. events.linuxfoundation.org/open-source-su…

Antmicro (@antmicro) 's Twitter Profile Photo

At #OSSummit Vienna, we will be giving a talk on CHIPSAlliance #Caliptra 2.0 led by AMD Google Microsoft @NVIDIA. We will examine enhancing the RISC-V International #VeeR EL2 core with #I3C, U-mode, and enabling open source verification: events.linuxfoundation.org/open-source-su… Linux Foundation Europe OpenPOWER Foundation

At #OSSummit Vienna, we will be giving a talk on <a href="/CHIPSAlliance/">CHIPSAlliance</a> #Caliptra 2.0 led by <a href="/AMD/">AMD</a> <a href="/Google/">Google</a> <a href="/Microsoft/">Microsoft</a> @NVIDIA. We will examine enhancing the <a href="/risc_v/">RISC-V International</a> #VeeR EL2 core with #I3C, U-mode, and enabling open source verification: events.linuxfoundation.org/open-source-su… <a href="/LF_Europe/">Linux Foundation Europe</a> <a href="/OpenPOWERorg/">OpenPOWER Foundation</a>
CHIPSAlliance (@chipsalliance) 's Twitter Profile Photo

The interplay between hardware and software is a critical part of designing next-gen chips for e.g. AI and HPC. Join CHIPSAlliance, OpenPOWER Foundation and @RISC_V at this co-located #OSSummit event for industry insight on the current open source landscape. events.linuxfoundation.org/open-source-su…

The interplay between hardware and software is a critical part of designing next-gen chips for e.g. AI and HPC. Join <a href="/CHIPSAlliance/">CHIPSAlliance</a>, <a href="/OpenPOWERorg/">OpenPOWER Foundation</a> and @RISC_V at this co-located #OSSummit event for industry insight on the current open source landscape. events.linuxfoundation.org/open-source-su…
Antmicro (@antmicro) 's Twitter Profile Photo

Meet us at #RISCVSummit this week to learn about RISC-V International and CHIPSAlliance collaboration and the synergies offered by the open ISA and open silicon/hardware design in projects like #Caliptra RoT @amd @google @microsoft NVIDIA The Linux Foundation events.linuxfoundation.org/riscv-summit/

Meet us at #RISCVSummit this week to learn about <a href="/risc_v/">RISC-V International</a> and <a href="/CHIPSAlliance/">CHIPSAlliance</a> collaboration and the synergies offered by the open ISA and open silicon/hardware design in projects like #Caliptra RoT @amd @google @microsoft <a href="/nvidia/">NVIDIA</a> <a href="/linuxfoundation/">The Linux Foundation</a> events.linuxfoundation.org/riscv-summit/
CHIPSAlliance (@chipsalliance) 's Twitter Profile Photo

Read aboutĀ Antmicro's further developments towards Caliptra 2.0 RoT: support for the RISC-V International VeeR EL2 core w/ User mode and PMP in the embedded Tock OS:Ā chipsalliance.org/news/caliptra-… The Tock Operating System AMD Google Microsoft NVIDIA

CHIPSAlliance (@chipsalliance) 's Twitter Profile Photo

Topwrap is an open source toolkit for creating machine- and human-readable top level designs, w/ reusable user-defined repositories, automatic interconnect generation & an enhanced interface grouping mechanism: chipsalliance.org/news/topwrap/ Antmicro RISC-V International The Linux Foundation

CHIPSAlliance (@chipsalliance) 's Twitter Profile Photo

Heading to Open Compute Project #OCPEMEA next week? šŸ”¹ Meet CHIPS Alliance ED Rob Mains at Booth A13 šŸ”¹ Catch Caliptra firmware stack talk – April 30, 09:50, Liffey Hall 2 šŸ”¹ Explore open source silicon + system design with us! #Caliptra #OpenCompute #OpenSourceSilicon

Heading to <a href="/OpenComputePrj/">Open Compute Project</a>  #OCPEMEA next week?

šŸ”¹ Meet CHIPS Alliance ED Rob Mains at Booth A13
šŸ”¹ Catch Caliptra firmware stack talk – April 30, 
       09:50, Liffey Hall 2
šŸ”¹ Explore open source silicon + system design with us!

#Caliptra #OpenCompute #OpenSourceSilicon
CHIPSAlliance (@chipsalliance) 's Twitter Profile Photo

Heading to the Open Compute Project 2025 EMEA Summit? Don’t miss this talk... Caliptra – Subsystem Firmware Stack Wednesday, April 30 Ā· 9:50 AM Level 1 - Liffey Hall 2 #Caliptra #OCP2025 #CHIPSAlliance #OpenSourceSilicon #FirmwareSecurity

Heading to the <a href="/OpenComputePrj/">Open Compute Project</a> 2025 EMEA Summit? Don’t miss this talk...

Caliptra – Subsystem Firmware Stack
Wednesday, April 30 Ā· 9:50 AM
Level 1 - Liffey Hall 2

#Caliptra #OCP2025 #CHIPSAlliance #OpenSourceSilicon #FirmwareSecurity
Antmicro (@antmicro) 's Twitter Profile Photo

New revision of Antmicro's highly popular Open Source Jetson Orin Baseboard is back in stock at CircuitHub. Same small footprint with support for both @Nvidia Jetson Orin Nano and NX SoMs in Super mode for an extra edge AI compute boost order.openhardware.antmicro.com

CHIPSAlliance (@chipsalliance) 's Twitter Profile Photo

New Blog: Interactive #RTL Coverage Dashboards for #VeeR and #Caliptra. In this post, Antmicro walks through how Coverview is used to track verification for the VeeR EL2 core, part of the Caliptra project. chipsalliance.org/news/coverage-…

CHIPSAlliance (@chipsalliance) 's Twitter Profile Photo

What does a collaborative open source chip design environment look like? At DAC, CHIPS Alliance’s Robert Mains moderates a session on open ISAs, PDKs, EDA, cloud-based design, & Caliptra. šŸ“… June 25 | ā° 10:30am šŸ”— hubs.la/Q03r528_0 #DAC2025 #CHIPSAlliance #OpenHardware

What does a collaborative open source chip design environment look like?

At DAC, CHIPS Alliance’s Robert Mains moderates a session on open ISAs, PDKs, EDA, cloud-based design, &amp; Caliptra.

šŸ“… June 25 | ā° 10:30am
šŸ”— hubs.la/Q03r528_0

#DAC2025 #CHIPSAlliance #OpenHardware
CHIPSAlliance (@chipsalliance) 's Twitter Profile Photo

What does a collaborative open source chip design environment look like? At DAC, CHIPS Alliance’s Robert Mains moderates a session on open ISAs, PDKs, EDA, cloud-based design, & Caliptra. šŸ“… June 25 | ā° 10:30am šŸ”— hubs.la/Q03rWpqL0 #DAC2025 #CHIPSAlliance #OpenHardware

What does a collaborative open source chip design environment look like?

At DAC, CHIPS Alliance’s Robert Mains moderates a session on open ISAs, PDKs, EDA, cloud-based design, &amp; Caliptra.

šŸ“… June 25 | ā° 10:30am
šŸ”— hubs.la/Q03rWpqL0

#DAC2025 #CHIPSAlliance #OpenHardware
CHIPSAlliance (@chipsalliance) 's Twitter Profile Photo

The first-ever CHIPS Alliance newsletter is live! Check it out for the latest community updates. šŸ‘ Like if you're building open source silicon šŸ” Share to connect more developers to the ecosystem šŸ’¬ Drop a comment if you have updates or news to share linkedin.com/pulse/q2-chips…